Abstract-A spiking pixel to be used in image sensor arrays for asynchronous frame-based operation is presented. The pixel features both local and global adaptive sensitivity to the illumination level. Local adaptation is performed by adjusting the voltage stored in an embedded analog memory according to the average illumination within a neighborhood. Global adaptation to the overall illumination of the array is implemented by adjusting a voltage value common to all the pixels. These programming capabilities allow full control on the sensor sensitivity, pixel output data flow, and energy consumption, thus, overcoming the limitations observed in current image sensors based on spiking pixels. Experimental results validate the functionality of the proposal.
I. INTRODUCTION
A SYNCHRONOUS luminance spiking sensors [1] - [3] consist of pixels that fire with a frequency proportional to the illumination level. Such systems can outperform classic frame-based image sensors in terms of dynamic range, latency and bandwidth consumption and, accordingly, they target application scenarios where these features are preferred over image quality [4] , [5] . Current spiking sensors are not able to locally adapt to light, as occurs in biological vision systems [6] , [7] . On the contrary, they can only be globally adjusted by setting a common bias parameter. This, however, poses a trade-off between sensitivity and the amount of data to be handled. In order to detect the spiking activity of pixels exposed to low illumination levels, the overall system sensitivity should be large thus leading to large spiking rates in pixels operating under high The authors are with the Institute of Microelectronics of Seville (IMSE-CNM), Consejo Superior de Investigaciones Científicas, University of Sevilla, 41092 Sevilla, Spain (e-mail: juanle@imse-cnm.csic.es; mandel@ imse-cnm.csic.es; rcarmona@imse-cnm.csic.es; angel@imse-cnm.csic.es).
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Digital Object Identifier 10.1109/TCSI.2018.2857220 illumination conditions. In medium and large pixel arrays, the total event rate which can be processed by the readout circuitry is limited (e.g., modern asynchronous arbitration systems can tolerate spiking rates in the order of 20Meps [8] ) and, therefore, the global sensor sensitivity to light cannot be made arbitrarily large to extend the dynamic range and expose darker regions.
To overcome this trade-off, it would be desirable to locally adapt the sensitivity of low illuminated pixels to reduce their latency without increasing the firing activity of pixels under higher illumination values. Further, it would be also beneficial to keep the possibility of global adaptation to control the total data throughout and the bandwidth and power consumption requirements.
Emerging 3D fabrication technologies facilitate the design of pixels with processing capabilities on the focal plane and allow higher programmability without degrading the pixel fill factor [9] , [10] . In this scenario, analog memories are key components to store local pixel parameters or to incorporate on-chip intelligence [11] . Memories can be placed on tiers below/above the sensing photodiode without degrading the fill factor. The reported pixel, with an in-pixel analog memory, is an example of how these novel technologies could be exploited efficiently to make event-driven luminance sensors more competitive.
In this article, we analyze the performance of a spiking pixel that implements global and local adaptation to light intensity. Local adaptation is accomplished by storing a voltage reference on an in-pixel memory implemented with a floating diffusion capacitance [11] . The presented pixel is intended for a new generation of image sensors that combine framebased processing with asynchronous operation to increase dynamic range [3] . In this paper, we focus on the asynchronous operation and the local and global adaptation to light intensity. Experimental results obtained with a prototype pixel implemented in a 180nm HV fabrication process are reported. These results validate the proposed approach.
II. PIXEL's OPERATION Fig. 1 shows the proposed pixel architecture. Main building blocks are highlighted with different colors. One block (surrounded with a red dashed line) performs asynchronous light-to-frequency conversion. It generate spikes, i.e., trains of pulses with a frequency proportional to illumination. 
Another block (surrounded with a green dashed line) is used to store the integration voltage, V c (t), on the floating diffusion capacitance FD 2 , whenever the control signal S H is enabled. Finally, the circuit surrounded with a blue dashed line is an asynchronous logic block to read the pixel outputs.
The pixel has two possible operation modes: High Dynamic Range (HDR) and octopus [3] . In both cases, the pixel operation starts after a global reset period during which the voltage in the integration capacitance C 1 is cleared.
In the HDR mode, operation is defined by an user-defined integration time, T int , as shown in Fig. 2 . During this period, the number of pixel over-exposures (spikes) are transmitted and stored off-chip. To assure good linearity, voltage V reset should be higher than the transistor threshold voltage, V T , in the selected technology. Once the integration time is over, signal SH is enabled and voltage V c (T int ) is stored on the floating diffusion capacitance FD 2 . A source follower, formed by transistor M n4 and a biasing transistor shared by columns in a prospective pixel array (not shown in Fig. 1 ), buffers the voltage at FD 2 and obtains the analog output V pix , whenever the pixel is selected. Finally, voltage V pix is digitized with a ramp ADC shared by all the pixels per column, as done in a prior implementation using the same technology [3] . Illumination values can be encoded by linearly combining the result of the ADC conversion (less significant bits) and the number of generated spikes (more significant bits).
In the octopus mode, there is no defined integration time and the control signal SH is always disabled. Hence, circuit operation is continuous an the pixel spikes asynchronously with a frequency proportional to light intensity. Analyzing the lightto-frequency conversion block, it can be easily demonstrated that the spiking frequency is given by: where C 1 is the integration capacitance and I ph is the photodiode current. In this mode, images are encoded taking into account the average spiking frequency within an observation interval. To transmit the spikes, the asynchronous communication Address Event Representation (AER) protocol is used [12] , [13] . The in-pixel asynchronous circuitry needed to transmit spikes is shown in Fig. 1 (block surrounded by a blue dashed line). This circuit was already implemented in prior designs [3] , [14] , [15] in conjunction with an external arbitration circuitry to handle the entire pixel array [16] . 
In this study, the focus is on the control of the spiking frequency of the light-to-frequency conversion block (module surrounded by a red dashed line in Fig. 1 ) assuming that pixel operation is asynchronous and continuous. Hence, unless otherwise stated, it is assumed the octopus operation mode. The block has been devised to allow both local and global adaption to light intensity.
After monitoring the overall system event rate, global adaptation is implemented by tuning the analog voltage V reset , shared by all the pixels of a prospective pixel array. By increasing its value, the spiking frequency decreases, thus avoiding the risk of event overrun, at the expense of increasing the sensor latency globally. As shown in Fig. 2 , the maximum value of signal V c (t) is set by V reset .
In some situations, local adaptation can be found useful to reduce the pixel latency of low illuminated regions. This can be done by controlling the analog voltage V re f . This voltage is stored in an in-pixel analog memory which is implemented with a floating diffusion capacitance (FD 1 ). The higher the voltage V re f , the lower the pixel latency. With the dedicated peripheral circuitry (shown in Section III), different values of V re f can be set on each pixel. The target is to equalize the pixel array latency dynamically. Pixels with lower spike rates can be tuned to provide faster response to illumination. As will be shown, the tuning procedure is implemented with an ad-hoc synchronous logic, without interrupting the asynchronous in-pixel light-to-frequency conversion. Fig. 3 shows the schematic of the OTA used in Fig. 1 . It is a two-stage Miller compensated OTA. Transistor M n4 boots the bias current of the OTA if the pixel is about to reset the integrator (spike signal becomes active). The comparator in Fig. 1 is implemented in a similar manner, but the Miller capacitance and the boost transistor are eliminated to save pixel area. The boosting mechanism operates as follows: if the voltage at the integration capacitance C 1 is below the voltage threshold V reset , the boost transistor is disabled and the OTA is biased with a small current of 90nA to minimize The V re f voltages are generated by a K -bit DAC controlled by the external FPGA or microcontroller. This latter is also responsible to define the V re f value per pixel, depending on the desired sensitivity to light and data throughput. For each selected column, all the possible values of V re f are swept sequentially. The row selection block activates those rows for which pixels operate with the same V re f reference. A SDRAM memory stores the DAC programming words associated to the different V re f values. This information is transferred to the external FPGA/microcontroller and it is updated every time that a new column is selected.
The programming procedure is illustrated in the timing diagram of Fig. 5 . First, the pixels of the first column, j = 0, are selected by activating the signal C S 0 . While C S 0 is on, the different values of V re f are swept and set by the DAC. Signals RS i are active whenever the V re f value that corresponds to the pixel (i, 0) is set. The same operation is repeated column by column until all the in-pixel FD 1 memories are updated.
A resistor-string architecture is proposed for the DAC. It is shown in Fig. 6 . Every column uses an individual buffer to drive the internal memories of the selected pixels. The resistor string is biased between voltages V top and V bot . On the one hand, V top should be lower than V reset , otherwise, if they were similar, the spiking frequency would be quite large. On the other, V bot should be higher than the threshold voltage of transistor M n4 in Fig. 1 to assure the linearity of the pixel response. Fig. 7 illustrates how the pixel spiking frequency can be adjusted by varying the V re f value. In the figure, V reset is set to 4V and voltage V re f is varied from 0.5 to 4V. The rest of parameters in (1) are kept constant. Two different DAC resolutions, K = 4 and K = 8, have been considered. In both cases, voltages V bot and V top were set to 0.5V and 4V, respectively. The relative spiking frequencies span almost three decades with the 8-bit DAC, and more than one decade with the 4-bit DAC. In practice, a 4-bit DAC can give enough programming flexibility with the added benefits of reduced complexity and fast operation speed.
It is worth observing that while the peripheral readout circuit per pixel operates in an asynchronus manner, the control circuit for selecting, programming, and storing in local memories the V ref settings is essentially synchronous. The strategy for making both operations compatible has been described in detail in a previous work [3] .
IV. PIXELS' PROGRAMMABILITY PROCEDURE
The FPGA or microcontroller of 
where · denotes the next available value lower than the argument. 3) If the average spiking frequency of the pixel with coordinates (i, j ) is lower than a fraction β of the target frequency, i.e., if f i, j < β · f avg , the reference voltage V re f i, j is updated as
where · denotes the next available value higher than the argument. 
Of course, although the procedure has been described for individual pixels, the same approach can be followed if groups of pixels are collectivelly updated. Indeed, this helps to alleviate the computational burden and speed up the process of in-pixel sensitivity programming.
V. PIXEL's EXPERIMENTAL CHARACTERIZATION
A dedicated chip in a standard 180nm HV technology has been fabricated. In Fig. 8(a) the pixel layout is depicted.
Its dimensions are 25 × 22μm 2 . A chip photograph is displayed in Fig. 8(b) . It contains one pixel prototype, the external analog biasing circuitry for its operation, two analog buffers [17] to scan the analog voltages V c (t) and V pix (t), and logic to handle the pixel asynchronous readout. The main features of the proposed pixel are summarized in Table I .
A. Local and Global Adaptation to Light
In order to test the global adaption to light, the voltage V reset has been linearly swept and voltages V c and spike have been recorded under constant illumination conditions. Plots are shown in Fig. 9 . Note that the pixel firing frequency decreases for large V reset values. Similarly, the local adaptation to light has been tested by sweeping the value of V ref . Results are displayed in Fig. 10 . In this case, the recorded spiking frequency increases with V re f . Fig. 11 illustrates how the leakage from the diffusion capacitance FD 1 affects the voltage V c at the integration capacitance of the pixel and, hence, the performance of the local pixel adaptation to light. This effect is of major relevance as it implies a trade-off between the maximum time slot during which voltage V re f can be stored without refreshing and the size of the diffusion capacitor. In the presented design, the measured analog memory leakage is L = 3.34 mV /ms.
B. Memory Leakage Impact
Assuming a 4-bit DAC and a clock operation speed of f clk = 100MHz, the time interval allocated to sweep the V re f values in one column is T col = 2 K / f clk = 1.6μs. In a pixel array with N = 256 columns, the V re f values can be thus refreshed or reprogrammed every T re f resh = N × T col = 0.4ms. Considering that the minimum voltage excursion is V = V reset min − V re f max = 0.5V, the worst-case relative error due to memory leakage is given by
which amounts 2.7% with the proposed pixel circuit.
C. Pixel Sensitivity to Light and Dynamic Range
Fig . 12 shows the pixel sensitivity to light. The plot is obtained by calculating the spiking rate for different illumination values. Together with the measured results, the plot also includes a linear data fitting (in red). The pixel exhibits a linear response to illumination over five decades, in accordance to (1). In the experiment, = V reset − V re f = 3.7V and the obtained pixel sensitivity is 1.76 pulses/ V · lux. The pixel dynamic range can be computed as the ratio between the maximum and the minimum photocurrent that can be measured during a time interval:
DR dB = 20 log 10 I ph max I ph min .
Examining the experimental data of Fig. 12 and considering that the pixel photocurrent is proportional to illumination, it can be deduced that the sensor is able to linearly encode illumination levels spanning for more than four decades.
In HDR mode, the dynamic range can be increased beyond 120dB, as it is discussed in a prior work [3] . In this mode, the voltage variation at the integration capacitance can be digitized with an external ADC and, hence, the effictive V necessary to encode one illumination value is lower. Fig. 13 illustrates the impact of the main error sources on the light-to-frequency conversion performance. There are two types of noise sources: static and dynamic. Static noise sources are due to inter-pixel design parameter deviations. Dynamic noise sources are due to the AER arbitration logic, as well as, to thermal and shot noise contributions. As shown in Fig. 13 , both types of noise sources cause inter-pixel frequency oscillation variations.
D. Noise Sources
The dominant static noise sources are: a) Variations of the comparator's threshold (σ V reset ) cause that integration capacitances in the array are not reset at the same voltage value. b) Inter-pixel variations of the well capacitance and the integration capacitance affects the pixel sensitivity [see (1) ]. This leads to slope variations (σ sens ) in the transient voltage at the integration capacitance. c) Variations of the analog memories capacitances FD 1 (σ V re f ). This creates mismatch between the effective V re f voltages stored on each pixel. d) Variations on the time required to discharge the integration capacitance (σ reset ). Transistor mismatch in the differential pair of the OTA in Fig. 3 and inter-pixel variations of the integration capacitance are the main responsible for this behaviour.
The dominant dynamic noise sources are: a) The AER arbitration logic [8] introduces transient delays (σ arb ) in the time needed to re-start the pixel operation when the voltage at the integration capacitance reaches the voltage threshold V reset . Such delays mainly depend on the global pixel activity. If the AER communication logic is not congested, typical arbitration delays are below 100ns [8] , [12] . According to the measurement results of Fig. 12 , pixel spiking frequencies with high illumination are normally below 100Khz. Thus, the error introduced by the arbitration logic is not usually significant. b) Thermal and shot noise cause random variations in the V c voltage that affect the pixel oscillation frequency. The overall pixel temporal noise (TN), due to the dynamic noise sources, has been measured by exposing the pixel to a constant illumination of 400lux and gauging the time intervals between consecutive spikes during 10s. TN is computed as
where f k is the measured spiking frequency between two consecutive spikes at the k-th time interval, Q is the number of spikes generated by the pixel during the 10s time window, andf is the average spiking frequency during the entire observation window. The measured TN value is 1.1%. The inter-pixel frequency deviation introduced by static noise sources has been also tested. For a given illumination value, the average spiking frequencies have been measured on ten different chips. The obtained chip to chip spiking frequency deviation is 1.3%.
E. HDR Mode Readout Test
Fig. 14 illustrates the pixel performance in HDR mode. In this mode, after an integration time, T int , V c (T int ) is transferred to a floating diffusion capacitance FD 2 , when the control signal S H is active. Fig. 14 shows the buffered version, V pix , of the voltage stored on FD 2 
for different values of V c (t).
As shown in Fig. 1 , the buffer consists in a source follower with the biasing transistor placed off-pixel as it is intended to be shared by all the pixels in a column.
F. System Scalability Considerations
In terms of scalability, the main limitation of event-based luminance sensors is the arbitration speed of the AER logic. As it is shown in Fig. 12 , the pixel spiking frequency increases linearly with illumination. If the global event rate in a pixel array exceeds the maximum event rate that can be handled by the arbitration logic, random delays are introduced in the pixel spiking period [8] . This limits the dynamic range and, hence, the maximum illumination value that can be measured. Furthermore, spiking frequency variations increase noise (σ arb contribution in Fig. 13) . Thus, the proposed technique to adapt locally the sensitivity to light benefits scalability. Further, by reducing the sensitivity of highly illuminated regions, the data load to be processed by the AER logic is minimized. 
VI. FAST PIXEL LUMINANCE ESTIMATION
One relevant question is how to conveniently set the local V re f voltages in the pixel array, the first time the sensor is initiated. On the one hand, if a low illuminated pixel stores initially a very low value of V ref , its response latency will be very slow and transient illumination changes might be undetected because of the low pixel sensitivity. On the other, if the V ref values are set initially close to V reset , the pixel sensitivity will be high and the pixel response will be fast, however, the global event rate may saturate the arbitration logic [8] and the power consumption of the sensor will be very large until the algorithm steps down the V re f voltages for the higher illuminated pixels. This suggests the convenience to count on a fast procedure for estimating the pixel illumination and, eventually, reprogram the V re f voltages. In particular, it could be useful in environments where the illumination levels within the visual scene change at high speed. If the illumination levels are not known, it is difficult to achieve a good balance between sensitivity and data throughput if the V re f values are arbitrarily defined.
To program the pixel sensitivity to light in such situations, the authors advanced in a prior publication [18] a procedure to obtain a fast estimation of the pixel luminance without increasing the global event rate significantly. The idea is to force a response (at least two spikes) for all the pixels within a user-defined time interval, T scan . Initially, all the pixels store the same value of V re f and are reset. Then, the V reset voltage, that is shared by all the pixels of the array, is swept as it is depicted in Fig. 15 . It starts from the value V reset 0 . Then, it decreases with a slope, −a, until it reaches the final value V reset min . Whenever the V reset value is close to V re f , pixels exposed to low illumination will be forced to fire during T scan . By processing the events received during this interval, it is possible to gauge pixels illumination levels. Before receiving the first spike, t < T 0 , we can express the transient voltages V reset (t) and V c (t) as follows:
Using (8) and (9), the first spike time stamp, T 0 , and the voltage value V c (T 0 ) = V reset (T 0 ) can be determined as
Similarly, T 1 and V re f (T 1 ) are given by
These equations can be generalized to obtain V reset (T n ) and T n , for n > 1, as
where A = a a+I ph /C 1 < 1. From (14) , a general expression for T n , as a function of T 0 can be derived: where 0 < 1 − A < 1 and
Hence, from (16), we can state that the ratio between two consecutive time intervals is constant and depends on I ph :
The proposed method is mainly targeted for a fast measurement of low illuminated regions. For these pixels, the slope of V reset (t) is much higher than the slope of V c (t), i.e. a >> I ph /C 1 , with I ph /C 1 < 1. Thus, the ratio between two consecutive time intervals is approximately constant and depends on the photocurrent value, I ph :
Therefore, only two spikes fired by a pixel are required to estimate its illumination. The proposed method achieves a good balance between the amount of time required for the measurement and bandwidth consumption. Pixels sensitivity is increased progressively to avoid saturating the arbitration logic. The duration of the time interval T scan can be adjusted varying the value of the slope, −a.
In Fig. 16 , measurements taken with one pixel after sweeping the V reset voltage are shown. The pixel has been exposed to uniform and constant illumination. On top, transient voltages V reset (t) and V C (t) are displayed. In the middle plot, the time stamps that correspond to each spike are plotted. At time instant T n , V reset (T n ) = V C (T n ) and the pixel fires. As expected, the ratio between consecutive time intervals T n /T n−1 is approximately constant and lower than one. Variations are mainly due to the arbitrary delays introduced by the asynchronous communication logic. The reception of two spikes is required to determine the photocurrent value. If a pixel fires more than twice during T scan , results can be improved by averaging the ratios, T n /T n−1 . In the example, T scan is set to 25ms. This value can be programmed depending on the latency requirements.
VII. CONCLUSIONS
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